Abstract: This paper presents an area efficient 10-bit, 40 MS/s SAR ADC. The design strategy to minimize the circuit area adopts the pipelined architecture. The 10-bit SAR ADC is divided into 4-bit ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results